|
|
VHS-DAC High Performance Multi-Channel D/A
Key Features & Benefits
 |
Software-Scalable programmable gain amplifier on each channel. |
 |
External Clock & External Trigger Inputs (Multiple in-phase board can be used with the external clock). |
 |
Programmable Sampling Clock (1-125 MHz) |
 |
34-pin External Virtex-II GPIO Header. |
 |
Low- and High-Level drivers well tailored to each development approach. |
 |
High-Level Simulink Blocksets include control tools for the GPIOs,Trigger,programmable gain,SDRAM, and sampling
clock. |
 |
Communication interface to control VHS-DAC parameters modification without interrupting the DSP application when used with SignalMaster. |
 |
Help files, tutorials, demos and documentation for quick start. |
Overview
The new VHS-DAC is an ideal card for smart (array) antennas/MIMO (Multiple Input/Multiple Output) development. With 8 or 16 channels at 125 MHz, a large FPGA for high-speed processing,SDRAM for signal storage/playback and system-level support using Xilinx’s System Generator, it provides developers with advanced hardware and ease of development.
When combined with additional DSP/FPGA processing boards, such as the SignalMaster or QuadMaster cPCI platform, it becomes a complete and very high performance IF/baseband solution.
Also, the VHS-DAC can be combined with the VHS-ADC to provide an end-to-end chain for high speed sixteen acquisition/transmission channels processing. On top of that, the daughter card expansion connector allows the possibility to add directly the 8 input channels daughter card of the VHS-ADC board for on board FPGA only processing application.
Highlights
 |
Eight 125 MSPS Output channels |
 |
Optional Add-On daughter board provides 8 additional Output channels / or 8 additional Input channels |
 |
Compact PCI (32-bit cPCI, 25 MHz) 6U form factor |
 |
FPDP interface with 400 MB/sec transfer rate (gives 25 MSPS per channel at 8 channels and 12.5 MSPS at 16 channels) |
 |
Low level hardware drivers API and GUI |
 |
High level hardware drivers integration in Simulink Blocksets for quick implementation with System Generator for DSP |
 |
Leading edge communication interface allowing data recording and playback to/from the on-board SDRAM |
|